Abstract-A near-end crosstalk (NEXT) canceller using a fine-grain pipelined architecture is presented. Performance of the proposed pipelined NEXT canceller is demonstrated in the 125 Mb/s twisted-pair distributed data interface and 155.52 Mb/s asynchronous transfer mode local area network applications. In addition, we analyze the computational complexity of the proposed pipelined NEXT canceller. It is shown that this architecture can be clocked at a rate that is 107 times faster than the serial architecture with a maximum loss of 2.0 dB in signal-to-noise ratio (SNR).
I. INTRODUCTION
In this correspondence, we present a pipelined architecture for a near-end crosstalk (NEXT) canceller and its performance for 125 Mb/s twisted-pair distributed data interface (TPDDI) and 155 Mb/s ATM local area network (LAN) applications. It has been shown in [1] that data rates above 100 Mb/s can be achieved over 100 m of unshielded twisted pair (UTP) category 3 cable. In this case, NEXT has to be restricted to one single synchronous cyclostationary interferer, and the transceiver has to utilize a NEXT canceller [1] . The proposed pipelined architecture for the NEXT canceller is derived via the relaxed look-ahead technique [2] , [3] . The transmission scheme considered in this correspondence is carrierless AM/PM (CAP), which is a bandwidth-efficient two-dimensional (2-D) passband line code [4] . The 51.84 Mb/s 16-CAP [5] and the 155.52 Mb/s 64-CAP [1] line codes have been proposed to the PHY subworking group of the ATM Forum as candidates for ATM LAN standard over category 3 cable. Recently, the 16-CAP and 64-CAP (with NEXT canceller) line codes were accepted as ATM LAN standards for transmission at 51.84 Mb/s [6] and 155.52 Mb/s [7] over UTP-3, respectively.
The outline of this correspondence is as follows. In Section II, a transceiver structure with NEXT canceller is described. The proposed pipelined NEXT canceller architecture is presented in Section III. In Section IV, we analyze the computational complexity of the proposed NEXT canceller. Simulation results and discussion with worst-case measured NEXT are presented in Section V.
II. TRANSCEIVER STRUCTURE
In this section, we briefly discuss channel and NEXT model for UTP-3 cable and the CAP transceiver structure.
A. Channel and NEXT Models for Category 3 Cable
The two major causes of performance degradation for transceiver operating over UTP wiring are propagation loss and crosstalk generated between pairs [1] . The propagation loss assumed is the worst-case loss given in the EIA/TIA-568 draft standard for category Manuscript received January 3, 1997; revised January 29, 1998. The associate editor coordinating the review of this paper and approving it for publication was Dr. Phillip A. Regalia.
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where the frequency f is assumed to be expressed in megahertz.
The wavy curves in Fig. 1 give the measured pair-to-pair NEXT loss characteristics for three different combinations of twisted pairs in 100-m category 3 cables.
B. CAP Transceiver Structure
In this subsection, we first provide a description of a generic CAP transceiver [5] . We then consider a transceiver with NEXT canceller. The signal at the output of the CAP transmitter can be written as
where T is the symbol period, ar(n) and ai(n) are discrete multilevel symbols that are sent in symbol period nT , and p(t) andp(t) are the impulse responses of in-phase and quadrature passband shaping filters, respectively. The passband pulses p(t) andp(t) in (3) can be designed as in
where g(t) is a baseband pulse, and f c is a frequency that is larger than the largest frequency component in g(t). It is shown in [1] that the usage of NEXT canceller is necessary to achieve data rates above 100 Mb/s over category 3 cable. In this subsection, we consider a transceiver incorporating a fractionally spaced linear equalizer (FSLE) and a NEXT canceller. The purpose of the NEXT canceller is to generate a replica of the signal that has passed through the NEXT coupling channel. This replica is then subtracted from the incoming signal, thus eliminating the NEXT interferer. A NEXT canceller has the same principle of operation as an echo canceller, and all the familiar structure used for echo cancelers can also used for NEXT cancelers. The NEXT canceller shown in Fig. 2 uses a so-called cross-coupled symbol-spaced structure.
The inputs of the canceller are the symbols b(n) generated by the encoder, and its outputs are subtracted from the real and imaginary signals after the baud sampler at the output of FSLE. The advantage of such a NEXT canceller structure is that all the computations are performed at the symbol rate. An alternative is to do NEXT cancellation immediately after the analog-to-digital converter (A/D). This requires that the computations be done at the sampling rate of the A/D, which is typically three to four times the symbol rate. The time interval that the NEXT canceller has to span, or memory span, can be obtained from the measured NEXT loss characteristics. In our performance study, we used the worst-case measured NEXT, whose impulse response, including the transmit shaping filter, spans about 1 s. It has been found that the equalizer has little effect on the duration of this impulse response [1] . Thus, the memory span of the NEXT canceller should be in the 1-s range.
III. PIPELINED NEXT CANCELLER ARCHITECTURE
In this section, we propose the pipelined NEXT canceller architecture and briefly summarize its convergence characteristics.
A. Architecture
In the following, the a = ar + jai denotes a complex variable, with ar and ai being the real and imaginary parts, respectively. The serial NEXT canceller can be described as w(n) = w(n 0 1) + e(n)b where 3 and t denote complex conjugation and complex transpose operations, respectively, and w(n) = wr(n) + jwi(n) is a N 2 1 coefficient vector of the NEXT canceller, y(n) = yr(n) + jyi(n) is the equalizer output, a(n) = a r (n) + ja i (n) is the slicer output, b(n) = br(n) + jbi(n) is the data symbol vector at the local transmitter, e(n) = e r (n) + je i (n) is the error signal, and is the adaptation step size. Note that the complex LMS algorithm has been employed to minimize the error across the slicer.
In Fig. 3 , we show a serial NEXT canceller with two complex taps. The convolution of the data symbols and the coefficients [see (6) ] is done in the F block, whereas the weight update [see (5) ] is computed in the WUD block. Let T m , T a1 , and T a2 denote the computation times of a multiplier, the adder in the WUD block, and the adder in the F block, respectively. It is clear (see Fig. 3 ) that the minimum achievable sample period for the serial NEXT canceller T serial is given by T serial = 3T m + 2T a1 + (N + 2)T a2 (7) where N corresponds to the number of complex taps, which is equal to 2 in Fig. 3 . The critical path employed in computing (7) starts at the primary input b r (n) [or b i (n)], and it passes through the F block before ending at the input to the delay in the inner loop in the WUD block. Let us assume that the output of a 1 0b full adder takes 2 ns to settle with nominal load. Furthermore, assume an 8b 2 8b multiplier, 20b adder in the WUD block and a 10b adder in the F block. Therefore, reasonable estimates for the computation times are T m = 32 ns; Ta1 = 40 ns; T a2 = 20 ns.
Substituting these values into (7), we get T serial = 256 ns. For the NEXT canceller, the input sample rate equals the symbol rate 1=T . Hence, it is possible that for high symbol rates and large values of N, T serial > T. In fact, T = 40 ns and T = 38:7 ns for the TPDDI and ATM LAN applications, respectively. In such cases, the serial architecture of Fig. 3 cannot meet the sample rate requirements. Therefore, there is a need for a pipelined architecture that can operate at a sample period Tpipe, where Tpipe T . Such a pipelined architecture is said to have a speedup (SU) over the serial architecture, where SU is defined as SU = T serial =T pipe : (8) The pipelined NEXT canceller can be derived via the application of the relaxed look-ahead technique [2] . As (5) and (6) employ the LMS algorithm, the pipelined NEXT canceller architecture is obtained by employing the pipelined LMS algorithm described in [3] . The resulting pipelined NEXT canceller algorithm is described by w(n) = w(n 0 D2) + LA01 i=0 e(n 0 D1 0 i) 1 b 3 (n 0 D1 0 i) (9) e(n) = y(n) 0 a(n) 0 w(n) t b(n) (10) where D 1 and D 2 are pipelining latches, and the look-ahead factor LA D2. Note that the hardware overhead due to relaxed lookahead are the pipelining latches and 2N (LA 0 1) adders. It can be shown that the minimum achievable sample period for the pipelined architecture (see Fig. 4 , with N = 2) T pipe is given by T pipe max Ta1 D2 ; Ta1LA + 3Tm + (N + 2)Ta2 D1 (11) where D 1 > 0. The introduction of D 1 and D 2 delays results in altered convergence behavior. Convergence analysis of the pipelined LMS [3] indicated that the bounds on step size are slightly tighter than that of the serial algorithm. Furthermore, the convergence speed and adaptation accuracy were also found to be slightly degraded [see (12) and (16)]. For most practical applications, the loss in performance due to pipelining is negligible and is overwhelmed by the resulting architectural advantages. This fact is demonstrated in Section V for 125-Mb/s TPDDI and 155-Mb/s ATM LAN applications. The architecture of the pipelined NEXT canceller with two complex taps is shown in Fig. 4 . The latches at the output of the multipliers and the adders (in the WUD block) and the multipliers (in the F block) would be employed to pipeline the respective computational blocks. In a practical implementation, the latches D 1 and D 2 would be retimed [9] to pipeline the NEXT canceller.
Assuming that the multipliers and adders in Figs. 3 and 4 are identical, it can be shown that the architecture in Fig. 4 (with D 1 = 14, D 2 = 2, LA = 2) has a minimum achievable clock period of Tpipe = 20 ns. This corresponds to an SU of 12. As mentioned before, the architecture in Fig. 4 can be folded [10] to reduce area at the expense of SU. Furthermore, any additional SU can be traded off with power [11] to obtain a low-power implementation.
B. Convergence Characteristics of Pipelined NEXT Canceller
The relaxed look-ahead technique alters the input-output behavior of the algorithm to which it is applied. Hence, a convergence analysis of the resulting pipelined algorithm is necessary. In this subsection, we apply the convergence analysis results from [2] to formulate the bounds on the step size for convergence in the mean-squared sense and an expression for misadjustment of the pipelined NEXT canceller.
The upper bound on the step size to guarantee the convergence of the MSE of the pipelined NEXT canceller is tighter as compared with that of the serial architecture. In particular, exploiting the fact that the input of the pipelined NEXT canceller is uncorrelated, the bound on given in [2] is simplified as Even though this bound on the step size is tighter than that of the serial algorithm, it does not represent a serious drawback. This is due to the fact that in an actual implementation, the step size is much smaller than this upper bound.
The adaptation accuracy of an adaptive algorithm is quantified by its misadjustment, which is defined as M =
hje (1) In (15), as K is increased from unity, the misadjustment would increase. However, in actual practice, the misadjustment does not change substantially as K varies. It will be shown via simulation that very large SU's are possible before the degradation in the adaptation accuracy becomes substantial. The summation in (9) increases the power of the correction term by a factor of LA. This is, however, not equivalent to increasing the step size by a factor of LA. This is because the summation in (9) is a lowpass filtered version of the product e(n)b 3 (n), which would be closer to the expected value of the gradient and, thus, would result in a lower misadjustment than the case where the step size were increased. This justifies the use of relaxed look-ahead and provides an indication of the impact of LA on the convergence behavior. 
IV. HARDWARE COMPLEXITY OF THE PIPELINED NEXT CANCELLER
As mentioned before, the pipelined NEXT canceller achieves substantial SU's with a low hardware overhead. In this section, we compare the hardware complexities of the serial and the pipelined architectures and quantify the overhead due to pipelining.
In Table I , we show the complexity of the serial (see Fig. 3 ) and the pipelined (see Fig. 4 ) architectures. It can be seen that the pipelined architecture requires 2N (LA 0 1) additional adders. These adders are required to compute the summation in (9) . In spite of being in the critical path, these adders do not present a throughput bottleneck as they perform a nonadaptive computation and can be realized in an equivalent transpose form. The number of multipliers for both the pipelined and serial architectures are the same, and hence, there is no increase. Comparing the number of algorithmic latches, we find from Table I that the pipelined architecture requires 4D 1 + 2N (D 2 + LA) 0 4N additional latches. In a practical implementation, these algorithmic latches would be retimed [9] to generate hardware latches, which would be employed to pipeline various hardware operators. The process of retiming results in the number of hardware latches being higher than the algorithmic latches. However, the complexity of a latch is much smaller than that of a multiplier and an adder. Furthermore, due to the continuous flow of data through the architecture, these latches can be very simple (two switches and two inverters). Hence, the overhead due to the latches can be considered minimal.
V. SIMULATION RESULTS AND DISCUSSION
In this section, we investigate the performance of the pipelined NEXT canceller of 125-Mb/s 32-CAP, and 155-Mb/s 64-CAP transceiver over category 3 cable. We will assume that one loop is utilized for each direction of transmission, as shown in Fig. 2 , and that the same kind of line code is used on each loop. Thus, the NEXT interferer is a data signal that is similar to the disturbed signal. With this model, the inputs to the transmitter on the upper left in Fig. 2 are data symbols b(n), which are assumed to be uncorrelated with the symbols a(n) that are recovered at the output of the slicer on the lower left in the figure. We will also assume that the disturbed and interfering signals have clocks that are synchronized in frequency.
In order to investigate the performance of the pipelined NEXT canceller, we used the following start-up procedure, which consists of four main steps.
• Step 1) The NEXT interferer appearing at the right adder in Fig. 2 is first set to zero.
• Step 2) The equalizer is then converged to compensate for the linear distortion introduced by the loop; after convergence, the tap coefficients of the equalizer are frozen. • Step 3) The NEXT interferer is added at the input of the equalizer, as shown in Fig. 2 ; a number of taps is selected for the NEXT canceller, which is then converged for various values of the bulk delay line until the best bulk delay is identified.
• Step 4) The NEXT canceller is fully converged with the optimum bulk delay, and the steady-state SNR at the slicer is computed. and there is 1.8 dB degradation in SNRo. It should also be noted that the symbol clock of the pipelined NEXT canceller can be clocked at a rate 107 times faster than that of the serial NEXT canceller.
Thus, the absolute convergence speed with D1 = 123 and D2 = 5 is over 40 times faster than the serial NEXT canceller because of the SU factor of the pipelined canceller. Table II summarizes the performance results of the pipelined canceller shown in Fig. 5 . In Table II , stands for excess bandwidth, and SNR i is the SNR at the input of the receiver. The first column in Table II gives the SU factor comparing to the serial NEXT canceller. The last column gives the margin, which is defined as
where SNR o; ref is a suitably chosen reference for the SNR at the input of the decision device. In Table II , we have chosen SNR o; ref = 27:13 dB, which corresponds to the value of SNRo that provides a probability of error of 10 012 for a 32-CAP transceiver. This assumes that the noise at the slicer is Gaussian, which may be a somewhat pessimistic assumption for the single-interferer case considered here.
In Fig. 6 , we plot the performance of the pipelined NEXT canceller with different values of SU for TPDDI application. The values of D1 and D2 for a certain SU depend on the number of taps in the NEXT canceller and the speed of the computational blocks such as the multiplier and adder. For example, suppose the desired SU is such that Tpipe > Ta1. In that case, this SU can be achieved with D 2 = 1 and a sufficiently high value for D 1 . Notice also that the 125 Mb/s 32-CAP transceiver has still comfortable margins, even when the SU of the pipelined NEXT canceller is about 100. Table III summarizes the performance results of the pipelined NEXT canceller for 155 Mb/s ATM LAN application. It is noted that the SU factor of 107 can be achieved with 2 dB loss in the margin.
VI. CONCLUSIONS
A hardware-efficient pipelined NEXT canceller architecture has been presented. The architecture has been derived via the relaxed look-ahead technique. Performance of the proposed architecture in 125-Mb/s TPDDI and 155-Mb/s ATM LAN environments indicates that substantially high speed ups can be achieved at the expense of a small SNR degradation and minimal hardware overhead. For any given application, the speed up due to pipelining can be traded off with power and/or area and thereby achieve an efficient VLSI implementation.
